

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
19 February 2004 (19.02.2004)


PCT

(10) International Publication Number  
**WO 2004/015669 A1**

- (51) International Patent Classification<sup>7</sup>: **G09G 3/32**
- (21) International Application Number:  
**PCT/IB2003/003264**
- (22) International Filing Date: 17 July 2003 (17.07.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
02078319.7 12 August 2002 (12.08.2002) EP
- (71) Applicant (*for all designated States except US*): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (*for US only*): VAN DER WAL, Roelf [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). DIJKMAN, Willibrodus, J. [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). LULOFS, Klaas, J. [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (74) Agent: DEGUELLE, Wilhelmus, H., G.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),


*[Continued on next page]*

(54) Title: AN ELECTROLUMINESCENT DISPLAY



(57) Abstract: A driver circuit drives an electroluminescent display (1) which comprises a matrix of display pixels (10) associated with intersections of data electrodes (12) and select electrodes (11). The driver circuit comprises a select driver (2) which supplies a select signal (VS) comprising non-overlapping select pulses (VSP) with a predetermined repetition frequency to a selected one (11') of the select electrodes (11). The data driver (3) supplies data signals (DS) comprising data pulses (DSP) with the same predetermined repetition frequency to the data electrodes (12). The data pulses (DSP) occur during the select pulses (VSP) for data electrodes (12) of which associated pixels (10) should not produce light. The data pulses (DSP) occur in-between the select pulses (VSP) for data electrodes (12) of which associated pixels (10) should produce light.

**WO 2004/015669 A1**



A  
B  
C  
D  
E  
F  
G  
H



European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**

- *as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN,*

*TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)*

**Published:**

- *with international search report*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**An electroluminescent display**

The invention relates to a driver circuit for driving an electroluminescent display, a display apparatus comprising such a driver circuit, and a method of driving an electroluminescent display.

5

US-A-6,072,619 discloses an electroluminescent display which includes a first set of fibers and a second set of fibers which are arranged to form a two dimensional array of junctions between fibers of the first set of fibers and fibers of the second set of fibers. Each of the fibers of the first and second sets of fibers includes a longitudinal conductive element, 10 whereas fibers of at least one of the first and the second sets of fibers, at least at the junctions, further include a coat of an electro-optically active substance which is capable of reversibly changing its optical behavior when subjected to an electric or a magnetic flux or field. The light modulating device is flexible and foldable. This electroluminescent display is further referred to as woven EL display.

15 US-B-6,249,279 discloses a row drive circuit for an AC-thin-film electroluminescent display which generates the drive signals with a resonant energy recovery circuit to lower the dissipation caused by the charging and discharging of the pixels. In AC-thin-film electroluminescent displays, the amount of light produced by a pixel depends on the value of the data voltage of the data drive signals on the data electrode. The data drive signal 20 is applied to a particular pixel once in a frame. The AC-thin-film electroluminescent display is further referred to as ACTFEL display

If the known drive scheme for the ACTFEL display is applied on the woven EL display the light output is very low.

25

It is an object of the invention to increase the light output of an EL display.

A first aspect of the invention provides a driver circuit for driving an electroluminescent display as claimed in claim 1. A second aspect of the invention provides

a display apparatus comprising such a driver circuit as claimed in claim 7. A third aspect of the invention provides a method of driving an electroluminescent display as claimed in claim 8. Advantageous embodiments are defined in the dependent claims.

- A driver circuit drives the electroluminescent display which comprises a  
5 matrix of display pixels which are associated with intersections of data electrodes and select electrodes.

A select driver supplies a select signal comprising select pulses with a predetermined repetition frequency to a selected row during a select period.

- A data driver supplies data signals to the data electrodes. The data signals  
10 comprise data pulses with the same predetermined repetition frequency. The data pulses occur during the select pulses, or said differently, have the same phase as the select pulses for data electrodes of which associated pixels should not produce light. The data pulses occur in-between the select pulses, or said differently, have the opposite phase as the select pulses (or are substantially 180 degrees shifted in phase with respect to the select pulses) for data  
15 electrodes of which associated pixels should produce light.

- To facilitate an easy elucidation of the invention, by way of example, the select electrodes which, for a woven EL display, consist of the conductive elements of the first set of fibers, are referred to as the row electrodes as they usually extend in the horizontal direction. And, the data electrodes of the woven EL display which consist of the conductive  
20 elements of the second set of fibers are referred to as the column electrodes as they usually extend in the vertical direction.

- The rows are scanned using the line-at-a-time method. A select signal which comprises non-overlapping select pulses which have a particular repetition frequency is supplied to the selected row, while the other rows are connected to ground. If a particular  
25 pixel of the selected row should not produce light (should be "Off") the respective column is driven with an address signal which comprises address pulses with the same particular repetition frequency as the select pulses and which occur during the occurrence of the select pulses. If a particular pixel should produce light (should be "On"), the respective column is driven with an address signal which comprises address pulses with the same repetition  
30 frequency as the select pulses and which occur in-between the select pulses. Said in different words, the address pulses are out- or in-phase with the row voltage for a "On" and a "Off" pixel, respectively.

Hence, for the "Off" pixels, the differential voltage is the amplitude of the select pulses minus the amplitude of the address pulses because the select pulses are in phase

with the address pulses. The value of the differential voltage across the pixel is too low for the pixel to produce light. For the “On” pixels, the differential voltage is the amplitude of the select pulses added to the amplitude of the address pulses because both pulses have opposite phase. The peak-peak value of the differential voltage across the pixel is large enough for the 5 pixel to produce light.

For example, if the amplitude of the select pulses is twice as high as the amplitude of the address pulses, the voltage across “Off” pixels is a factor three lower than the voltage across the “On” pixels.

The pulses across the pixels are present during substantially the select period 10 during which a row is selected to receive the address signals. An “On” pixel will ignite several times during the select period. Consequently, the light output obtained by the driving circuit in accordance with the invention is higher than the light output obtained by the known driving circuit for the ACTFEL display.

It is desirable to produce a lot of ignitions during the select period to produce a 15 suitable amount of light. Thus, usually, the repetition frequency of the pulses of both the select and the data pulses is high.

The invention is useful for increasing the light output of all EL displays, but is particular useful for driving an EL display that has a relatively low light output such as the woven EL display.

20 Since the rows that are not selected are grounded, the pixel voltage applied to not selected pixels is equal to the column voltage. Consequently, these “Off” pixels all receive address pulses with the same amplitude which is too low to cause the pixels to produce light, these “Off” pixels have the repetition frequency of the select pulses but are phase shifted over 180 degrees with respect to each other depending on whether the 25 associated pixel in the selected row should be on or off.

In an embodiment in accordance with the invention as defined in claim 2, the energy recovery circuit supplies output pulses with sine-wave shaped edges and a repetition frequency which is twice the repetition frequency of the select pulses. Thus the output pulses occur both during a select pulse and in-between two successive select pulses. The data driver 30 comprises means for directing either the output pulses which have the same phase (occur during a select pulse) or the output pulses which have the opposite phase (occur in-between two successive select pulses) to the data electrodes. Thus, depending on whether a pixel has to produce light, a pulse train of output pulses is selected which have the same phase as the

select pulses, or a pulse train of output pulses is selected which have the opposite phase as the select pulses.

By selecting the required output pulses from the pulses generated by the energy recovery circuit, only a single energy recovery circuit is required although two 5 different signals are produced.

In an embodiment in accordance with the invention as defined in claim 4, existing integrated circuits suitable for plasma display panel driving can be used.

In an embodiment in accordance with the invention as defined in claim 6, the edges of the select pulses supplied to the select electrodes, and the edges of the output pulses 10 supplied to the data electrodes become more equal. This prevents that pixels erroneously produce light due to too different rise and fall times of these edges.

These and other aspects of the invention are apparent from and will be elucidated with reference to the embodiments described hereinafter.

15

In the drawings:

Fig. 1 shows a block diagram of a display apparatus with an electroluminescent display,

20 Figs. 2 show waveforms for elucidating the basic operation of the display apparatus,

Figs. 3 show waveforms for elucidating the operation of the display apparatus in accordance with an embodiment of the invention,

25 Fig. 4 shows an embodiment of a select driver and its associated energy recovery circuit, and a data driver and its associated energy recovery circuit in accordance with the invention,

Figs. 5 shows waveforms elucidating the operation of the energy recovery circuits,

Figs. 6 show further waveforms elucidating the operation of the select and data driver, and

30 Figs. 7 show waveforms elucidating undesired effects if the rise and fall times of the select pulses and data pulses differ too much.

The same references in different Figs. refer to the same signals, or to the same elements performing the same function.

Fig. 1 shows a block diagram of a display apparatus with an electroluminescent display 1.

The electroluminescent display 1 comprises a matrix of display pixels 10 which are associated with intersections of data electrodes 11 and select electrodes 12.

5 A select driver 2 supplies a select signal VS comprising select pulses VSP (see Figs. 2) with a predetermined repetition frequency  $1/TR$  (or repetition period TR) to a selected row 11' during a select period TS (see Figs. 6). Usually, the select period TS is the line period of the video signal VI supplied to the data driver 3.

10 The data driver 3 supplies data signals DS to the data electrodes 12. The data signals DS comprise data pulses DSP (see Figs. 2) with the same predetermined repetition period TR. The data pulses DSP have the same phase as (occur during) the select pulses VSP for data electrodes 12 of which associated pixels 10 should not produce light. The data pulses DSP have the opposite phase as (occur in-between) the select pulses VSP for data electrodes 12 of which associated pixels 10 should produce light.

15 An optional select energy recovery circuit 6 receives a DC power supply voltage VB1 and supplies output pulses OP1 with sine-wave shaped edges and a repetition frequency equal to the repetition frequency  $1/TR$  of the select pulses VSP to the select driver 2. The optional data energy recovery circuit 4 receives a DC power supply voltage VB2 and supplies output pulses OP2 with sine-wave shaped edges to the data driver 3.

20 The controller 5 receives timing information SY and supplies control signals SC1 and SC2 to the select driver 2 and the data driver 3, respectively. Usually, the timing information SY comprises the horizontal and vertical synchronization signals belonging to the video signal VI.

25 The operation of the electroluminescent display 1 is elucidated with respect to Figs. 2 for an EL display 1 without using the data and select energy recovery circuits 4 and 6, respectively. The operation of the EL display 1 is elucidated with respect to Figs. 3 for a drive scheme in accordance with an embodiment of the invention using the select energy recovery circuit 6.

30 Figs. 2 show waveforms for elucidating the basic operation of the display apparatus.

Fig. 2A shows, for an "Off" pixel 10, from top to bottom, the select signal VS on the selected select electrode 11', the data signal DS on a data electrode 12 of which the associated pixel 10 should be off, and the pixel voltage PV across this pixel 10. As becomes clear from Fig. 2A, for the "Off" pixels 10 which should not produce light, the pixel voltage

PV is the amplitude of the select pulses VSP minus the amplitude of the data pulses DSP because the select pulses VSP occur during the data pulses DSP. The value of the differential voltage PV across the pixel 10 is too low to produce light.

Fig. 2B shows, for an "On" pixel 10, from top to bottom, the select signal VS on the selected select electrode 11', the data signal DS on a data electrode 12 of which the associated pixel 10 should be on, and the pixel voltage PV across this pixel 10.

For the "On" pixels which should produce light, the pixel voltage PV is the amplitude of the select pulses VSP added to the amplitude of the data pulses DSP because the data pulses DSP occur in-between the select pulses VSP. The peak-peak value of the pixel voltage PV across the pixel is large enough to produce light.

Figs. 3 show waveforms for elucidating the operation of the display apparatus in accordance with an embodiment of the invention.

Fig. 3A shows the select voltage VS and its select pulses VSP on the selected select electrode 11'. This signal may be generated to have sine wave shaped edges by using the select energy recovery circuit 6, but this is not essential to the invention.

Fig. 3B shows the output pulses OP2 supplied to the data driver 3, preferably by the data energy recovery circuit 4. The output pulses OP2 have sine-wave shaped edges (not shown in Fig. 3B) and a repetition frequency which is twice the repetition frequency of the select pulses VSP. Thus the output pulses OP2 occur during a select pulse VSP and in-between two successive select pulses VSP. The data driver 3 directs either the output pulses OP2 which have the same phase (occur during a select pulse VSP) or the output pulses OP2 which have the opposite phase (occur in-between two successive select pulses VSP) to the data electrodes 12. Thus, depending on whether a pixel 10 has to produce light, the data signal DS comprises a pulse train of output pulses OP2 which is selected to have the same phase as the select pulses VSP, see Fig. 3C, or the data signal DS comprises a pulse train of output pulses OP2 which is selected to have the opposite phase as the select pulses VSP, see Fig. 3D.

Fig. 3E shows the repetitive pixel voltage PV with a low amplitude across the pixels 10 which should be off, and fig. 3F shows the repetitive pixel voltage PV with a high amplitude across the pixels 10 which should be on.

The select energy recovery circuit 6 and the data energy recovery circuit 4 are not essential to the invention, it suffices to generate the select pulses VSP of Fig. 3A and the data pulses of Figs. 3C or 3D. For example, the data pulses DSP may be generated by the

data driver 3 by appropriately controlling the push-pull output stages, and without the use of the data energy recovery circuit 4.

Fig. 4 shows an embodiment of a select driver and its associated energy recovery circuit and a data driver and its associated energy recovery circuit, in accordance with the invention.

The select driver 2 comprises a plurality of push-pull output stages. In Fig. 4 only two output stages are shown. In a practical implementation much more output stages may be required, at least one for every select electrode 11. Each output stage comprises a series arrangement of two switches: RF11 and RF12, RF21 and RF22. All the output stages are arranged between the nodes P1 and P2. The respective junctions of the two switches RF11 and RF12, RF21 and RF22 are coupled to respective select electrodes 11. The node P1 receives the output pulses OP1 from the energy recovery circuit 6. The node P2 is connected to ground. Each one of the output stages is driven by an output stage drive circuit RD1, RD2. A select driver controller RC receives the control signal SC1 from the controller 5 to supply the control signals SI1 and SI2 to the output stage drive circuits RD1, RD2, respectively. The control signal SC1 causes the control signals SI1, SI2, ... to have values which via the output stage drive circuits RD1, RD2, ..., respectively, control the switches RF<sub>i</sub>1, RF<sub>i</sub>2 such that for a selected select electrode 11' the switch RF<sub>i</sub>1 is conductive and the switch RF<sub>i</sub>2 is non-conductive, while for a not selected select electrode 11 the switch RF<sub>i</sub>2 is conductive and the switch RF<sub>i</sub>1 is non-conductive. Usually, the output stage drive circuits RD1, RD2, ... comprise push-pull stages.

Also the data driver 3 comprises a plurality of push-pull output stages. In Fig. 4 only two output stages are shown. In a practical implementation much more output stages may be required, usually at least one for every data electrode 12. Each output stage comprises a series arrangement of two switches CF11 and CF12, CF21 and CF22. All the output stages are arranged between the nodes P3 and P4. The respective junctions of the two switches CF11 and CF12, CF21 and CF22 are coupled to respective data electrodes 12. The node P3 receives the output pulses OP2 from the energy recovery circuit 4. The node P4 is connected to ground. Each one of the output stages is driven by an output stage drive circuit CD1, CD2. A select driver controller CC receives the control signal SC2 from the controller 5 and the input data VI to supply the control signals CI1 and CI2 to the output stage drive circuits CD1, CD2, respectively. The control signals CI1, CI2, ... control the output stage drive circuits CD1, CD2, ... such that switches CF<sub>ij</sub>, depending on whether pixels 10 associated with the

selected select electrode 11' should produce light or not. The conductive and non-conductive phases of the switches CF<sub>j</sub> are explained with respect to Figs. 5 and 6.

The energy recovery circuit 6 comprises a series arrangement of a capacitor C<sub>1</sub> and a resonance inductor L<sub>1</sub>, the series arrangement is arranged between the node N<sub>1</sub> and ground. A series arrangement of a switch RS<sub>1</sub> and a diode RD<sub>1</sub> is arranged between the node N<sub>1</sub> and the node N<sub>2</sub>. The cathode of the diode RD<sub>1</sub> is directed towards the node N<sub>2</sub>. A series arrangement of a switch RS<sub>3</sub> and a diode RD<sub>2</sub> is arranged between the node N<sub>1</sub> and the node N<sub>2</sub>. The cathode of the diode RD<sub>2</sub> is directed towards the node N<sub>1</sub>. A switch RS<sub>2</sub> is arranged between the DC power supply voltage VB<sub>1</sub> and the node N<sub>2</sub>. A switch RS<sub>4</sub> is arranged between the node N<sub>2</sub> and ground. The output pulses OP<sub>1</sub> are available at the node N<sub>2</sub>. The control inputs of the switches RS<sub>1</sub>, RS<sub>2</sub>, RS<sub>3</sub>, RS<sub>4</sub> receive the switching signals SRS<sub>1</sub>, SRS<sub>2</sub>, SRS<sub>3</sub>, SRS<sub>4</sub>, respectively.

The energy recovery circuit 4 comprises a series arrangement of a capacitor C<sub>2</sub> and a resonance inductor L<sub>2</sub>, the series arrangement is arranged between the node N<sub>3</sub> and ground. A series arrangement of a switch CS<sub>1</sub> and a diode CD<sub>1</sub> is arranged between the node N<sub>3</sub> and the node N<sub>4</sub>. The cathode of the diode CD<sub>1</sub> is directed towards the node N<sub>4</sub>. A series arrangement of a switch CS<sub>3</sub> and a diode CD<sub>2</sub> is arranged between the node N<sub>3</sub> and the node N<sub>4</sub>. The cathode of the diode CD<sub>2</sub> is directed towards the node N<sub>3</sub>. A switch CS<sub>2</sub> is arranged between the DC power supply voltage VB<sub>2</sub> and the node N<sub>4</sub>. A switch CS<sub>4</sub> is arranged between the node N<sub>4</sub> and ground. The output pulses OP<sub>2</sub> are available at the node N<sub>4</sub>. The control inputs of the switches CS<sub>1</sub>, CS<sub>2</sub>, CS<sub>3</sub>, CS<sub>4</sub> receive the switching signals SCS<sub>1</sub>, SCS<sub>2</sub>, SCS<sub>3</sub>, SCS<sub>4</sub>, respectively.

The resonance inductors L<sub>1</sub> and L<sub>2</sub> may be magnetically coupled to improve the similarity of the output pulses OP<sub>1</sub> and OP<sub>2</sub>. Although not shown, it is also possible to use a capacitive coupling instead of the magnetically coupling to obtain edges of the output pulses OP<sub>1</sub> and OP<sub>2</sub> which are as similar as possible.

Although the switches shown in Fig. 4 are preferably FET's, any other electronic switches are suitable, such as bipolar transistors.

The operation of the circuits shown in Fig. 4 will be elucidated with respect to Figs. 5 and 6.

Figs. 5 shows waveforms elucidating the operation of the select energy recovery circuit 6. Figs. 5A, 5B, 5C and 5D show the switching signals SRS<sub>1</sub>, SRS<sub>2</sub>, SRS<sub>3</sub> and SRS<sub>4</sub> supplied to the control inputs of the switches RS<sub>1</sub>, RS<sub>2</sub>, RS<sub>3</sub> and RS<sub>4</sub>, respectively. Fig. 5E shows the output pulses OP<sub>1</sub> supplied to the select driver 2. Figs. 5F,

5G, 5H and 5I show the switching signals SCS1, SCS2, SCS3 and SCS4 supplied to the control inputs of the switches CS1, CS2, CS3 and CS4, respectively. Fig. 5J shows the output pulses OP2 supplied to the data driver 3.

The purpose of the data and select energy recovery circuits 4 and 6, 5 respectively, is to charge and to discharge the pixel capacitance of the pixels 10 with low power consumption.

The operation of the select energy recovery circuit 6 is elucidated in detail only, the data energy recovery circuit 4 operates in exactly the same way. The only difference is that all the switching signals SCS1, SCS2, SCS3 and SCS4 have twice the repetition 10 frequency of the switching signals SRS1, SRS2, SRS3 and SRS4. Consequently, the repetition frequency of the output pulses OP2 is twice that of the output pulses OP1.

In the initial state of the select energy recovery circuit 6, the capacitor C1 is charged to half the power supply voltage VB1, and the voltage PV across the pixel 10 is zero.

When at the instant t1 the switch RS1 is closed the pixel capacitance present at 15 the selected one 11' of the select electrodes 11 will be charged via the coil L1. The coil L1 together with the pixel capacitance forms a resonant circuit, the current through the coil L1 will be sinusoidal, and thus the voltage on the selected select electrode 11' will change sinusoidal. The selected select electrode 11' is the select electrode 11 for which the upper switch RFi1 of the select driver 2 is conductive while all other upper switches RFj1 are non 20 conductive. At the same time all the lower switches RFk2 connect the non-selected select electrodes to ground. Only the lower switch RFi2 which corresponds to the selected select electrode 11' is non-conductive. During the time the selected select electrode 11' is selected, the data driver 3 supplies the data signals DS to the electrodes 12 to obtain the desired pixel voltages PV across the pixel capacitances of the pixels 10 associated with the selected select 25 electrode 11' and consequently, the pixel voltages PV will rise sinusoidal.

At the instant t2 when the current through the coil L1 becomes negative the diode RD1 will reverse bias and block the current. Ideally, without losses, the select voltage VS on the select electrode 11 is now equal to VB1. Then, the switch RS1 is opened and the switch RS2 is closed connecting the select electrode 11 to the power supply voltage VB1.

30 At the instant t3, the switch RS2 is opened and the switch RS3 is closed. The pixel capacitance is now discharged via the coil L1 and the switch RS3. The coil L1 together with the pixel capacitance forms a resonant circuit, the current through the coil L1 will be sinusoidal, and together with the appropriate voltages on the data electrodes 12, the voltages PV across the pixel capacitances will fall sinusoidal.

At the instant  $t_4$  when the current through the coil  $L_1$  becomes negative the diode  $RD_2$  will reverse bias and block the current. Ideally, without losses, the voltage  $VS$  on the select electrode  $11$  is now equal to ground. Then, the switch  $RS_3$  is opened and the switch  $RS_4$  is closed connecting the select electrode  $11$  to ground. The pulse in the output signal

5 OP1 has ended.

Any other energy recovery circuit may be used. It is also possible that both the output pulses  $OP_1$  and  $OP_2$  have the same highest repetition frequency and that the select driver  $2$  is controlled to use only half of the output pulses  $OP_1$  such that the result is that the repetition frequency of the data pulses  $DS$  at the data electrodes  $12$  is equal that of the select pulses  $VS$  at the selected one  $11'$  of the select electrodes  $11$ .

10 Figs.  $6$  show further waveforms elucidating the operation of the select and data driver. Fig.  $6A$  shows the row or line periods  $R_{n-1}$ ,  $R_n$ ,  $R_{n+1}$  during which a select electrode  $11$  is selected and video information  $VI$  is displayed by supplying the correct data signals  $DS$  to the data electrodes  $12$ . Figs.  $6B$ ,  $6C$ , and  $6D$  show the select signals  $V_{Sn-1}$ ,  $V_{Sn}$  and  $15 V_{Sn+1}$  of three consecutive select electrodes  $11$ . Fig.  $6E$  shows the output pulses  $OP_2$  supplied by the energy recovery circuit  $4$  to the data driver  $3$ . Fig.  $6F$  shows the set  $SI$  of control signals  $CI_1, CI_2, \dots$  which determine the data pulses  $DSP$  on the data electrodes  $12$ . Figs.  $6G$  and  $6H$  show the data signals  $DS$  for data electrodes  $12$  of which the associated pixels  $10$  should be off or on, respectively.

20 The operation of the select driver  $2$  and data driver  $3$  is elucidated for the row  $R_n$  which starts at the instant  $t_{10}$ . By way of example, the select signal  $V_{Sn}$  shows three select pulses  $V_{SP}$ . In practice this number may be much higher. The output pulses  $OP_2$  have a repetition frequency which is twice the repetition frequency of the select pulses  $V_{SP}$ .

25 The data driver  $3$  receives the output pulse  $OP_2$  and selects the pulses  $IP$  which are in phase with (or occur during) the select pulses  $V_{SP}$  or the pulses  $OP$  which are out of phase with (or occur in-between) the select pulses  $V_{SP}$ . This selection process is controlled with the set of control signals  $CI_1, CI_2, \dots$  which are alternatingly supplied in a non-inverted  $NI$  and an inverted  $I$  form.

30 For example, it is assumed that, of the output stages of the data driver  $3$ , the upper switches  $CF_{11}, CF_{21}, \dots$  are closed and the lower switches  $CF_{12}, CF_{22}, \dots$  are open if the control signals  $CI_1, CI_2, \dots$  have the logical value  $1$ . The upper switches  $CF_{11}, CF_{21}, \dots$  are open and the lower switches  $CF_{12}, CF_{22}, \dots$  are closed if the control signals  $CI_1, CI_2, \dots$  have the logical value  $0$ . Further, it is assumed that of four successive pixels  $10$  associated with four successive data electrodes  $12$ , the first two pixels  $10$  should not produce light, and

the last two pixels 10 should produce light. Thus, the control signals CI1, CI2, ... have the logical values 1 1 0 0, respectively for the non-inverted data periods I of the set SI, and the control signals CI1, CI2, ... have the logical values 0 0 1 1, respectively for the inverted data periods I of the set SI.

- 5 When, in this example, in the period of time from the instants t10 to t11, the non-inverted set NI is supplied, due to the logical ones, the first two data electrodes 12 of the four successive data electrodes 12 are connected to receive the output pulses OP2. And due to the logical zeros, the last two data electrodes 12 of the four successive data electrodes 12 are connected to ground. When in the period of time from the instants t11 to t12, the inverted set  
10 I is supplied, due to the logical zeros, the first two data electrodes 12 of the four successive data electrodes 12 are connected to ground. And, due to the logical ones, the last two data electrodes 12 of the four successive data electrodes 12 are connected to receive the output pulses OP2. Consequently, the data signal DS comprises data pulses DSP in phase with the select pulses VSP for pixels which should not produce light, see Fig. 6G, and the data signal  
15 DS comprises data pulses DSP out of phase with the select pulses VSP for pixels which should not produce light, see Fig. 6H.

Figs. 7 show waveforms elucidating undesired effects if the rise and fall times of the select pulses and data pulses differ too much. Fig. 7A shows the select signal VS. Fig. 7B shows the data signal DS which has a lower amplitude and steeper edges than the select signal VS. Fig. 7C shows the pixel voltage PV which is the select signal VS minus the data signal DS. As becomes clear from Fig. 7C, the different rise and fall times of the edges causes an overshoot and undershoot which may be so large that a pixel 10 which should not produce light (the select pulses VSP and the data pulses DSP are in phase) will produce light.

To prevent a too large difference in rise and fall times of the edges of the  
25 select pulses VSP and the data pulses DSP in an embodiment of the invention, the inductors L1 and L2 of the select and the data energy recovery circuits 6 and 4, respectively, are magnetically coupled as shown in Fig. 4.

In a practical experimental implementation of a woven display EL panel 1 with 12 rows and 96 columns, the select pulses VSP have an amplitude which typically is  
30 within the range 260 to 300 volts, the data pulses DSP have an amplitude typically in the range of 120 to 150 volts, the repetition frequency of the select pulses VSP is typically in the range of 1 to 15 kHz with a duty cycle of typically 50%. The rise and fall times of the data pulses DSP and the select pulses VSP are typically in a range of 0.5 to 3 microseconds.

The inductors L1 and L2 of the energy recovery circuits 6 and 4 respectively which are magnetically coupled, may be windings of a transformer. The ratio of turns of the windings is preferably substantially equal to the ratio of the amplitude of the select pulses VSP and the amplitude of the data pulses DSP.

5 It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims.

In the claims, any reference signs placed between parentheses shall not be  
10 construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The invention can be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the device claim enumerating several means, several of these  
15 measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

## CLAIMS:

1. A driver circuit for driving an electroluminescent display comprising a matrix of display pixels being associated with intersections of data electrodes and select electrodes , the driver circuit comprises:
  - a select driver for supplying a select signal comprising non-overlapping select pulses with a predetermined repetition frequency to a selected one of the select electrodes during a select period,
  - a data driver for supplying data signals to the data electrodes , the data signals comprising data pulses with the same predetermined repetition frequency, the data pulses occurring during the select pulses for data electrodes of which associated pixels should not produce light, the data pulses occurring in-between the select pulses for data electrodes of which associated pixels should produce light.
2. A driver circuit as claimed in claim 1, characterized in that the driver circuit further comprises an energy recovery circuit for supplying output pulses with sine-wave shaped edges and a repetition frequency which is twice the predetermined repetition frequency, wherein the data driver comprises means for directing either the output pulses which occur during the select pulses , or the output pulses which occur in-between the select pulses to the data electrodes .
3. A driver circuit as claimed in claim 2, characterized in that the means for directing comprises push-pull output stages for receiving the output pulses across series arranged first and second electronic switches , junctions of the respective first and the second electronic switches being coupled to respective ones of the data electrodes , the driver circuit further comprising a controller for controlling the push-pull output stages to supply the output pulses to the data electrodes during the select pulses if the associated pixels should not produce light, or to supply the output pulses to the data electrodes in-between the select pulses if the associated pixels should produce light.

4. A driver circuit as claimed in claim 2, characterized in that at least a subset of the push pull output stages of the data driver is integrated in an integrated circuit, all the series arranged first and second electronic switches being coupled between terminals of the integrated circuit.

5

5. A driver circuit as claimed in claim 2, characterized in that the driver circuit comprises a further energy recovery circuit for generating the select pulses of the select signal with substantially sine-wave shaped edges.

10 6. A driver circuit as claimed in claim 5, characterized in that a resonance inductor of the first mentioned energy recovery circuit and a resonance inductor of the further energy recovery circuit are magnetically coupled.

7. A display apparatus comprising a driver circuit as claimed in claim 1.

15

8. A method of driving an electroluminescent display comprising a matrix of display pixels being associated with intersections of data electrodes and select electrodes , the method comprises:

20 supplying a select signal comprising non-overlapping select pulses with a predetermined repetition frequency to a selected one of the select electrodes during a select period,

25 supplying data signals to the data electrodes , the data signals comprising data pulses with the same predetermined repetition frequency, the data pulses occurring during the select pulses for data electrodes of which associated pixels should not produce light, the data pulses occurring in-between the select pulses for data electrodes of which associated pixels should produce light.




FIG. 1




FIG. 2A






FIG. 2B

2/6




3/6

FIG. 4



4/6



5/6

FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D




FIG. 6E




FIG. 6F




FIG. 6G



FIG. 6H

 $t_{10} \quad t_{11} \quad t_{12}$

6/6




FIG. 7A

FIG. 7B

FIG. 7C

## INTERNATIONAL SEARCH REPORT

International application No  
PCT/IB 03/03264

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 G09G3/32

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6 072 619 A (ZAIDENBERG LEV ET AL) 6 June 2000 (2000-06-06) cited in the application column 6, line 3 - line 6; figure 1 — US 6 249 279 B1 (SHIRASAWA HIROSHI) 19 June 2001 (2001-06-19) cited in the application paragraphs '0019!-'0023! — EP 0 454 470 A (SHARP KK) 30 October 1991 (1991-10-30) page 7, line 24 - line 26; figures 4,5 page 7, line 29 - line 36 page 8, line 26 - line 34 — —/—	1
A		2
X		1,7,8

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

## \* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the International filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the International filing date but later than the priority date claimed

- \*T\* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*&\* document member of the same patent family

Date of the actual completion of the International search

21 November 2003

Date of mailing of the International search report

03/12/2003

Name and mailing address of the ISA  
European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3018

Authorized officer

Gundlach, H

## INTERNATIONAL SEARCH REPORT

International	ication No
PCT/IB 03/03264	

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 081 400 A (WEBER LARRY F ET AL) 14 January 1992 (1992-01-14) figures 5,6 -----	2

**INTERNATIONAL SEARCH REPORT**  
Information on patent family members

International	Publication No
PCT/IB 03/03264	

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 6072619	A	06-06-2000		AU 3893600 A CA 2363005 A1 CN 1344379 T EP 1171795 A1 JP 2002540457 T TR 200102390 T2 WO 0057238 A1	09-10-2000 28-09-2000 10-04-2002 16-01-2002 26-11-2002 21-12-2001 28-09-2000
US 6249279	B1	19-06-2001		JP 3070553 B2 JP 11161218 A EP 0919983 A2 TW 473700 B	31-07-2000 18-06-1999 02-06-1999 21-01-2002
EP 0454470	A	30-10-1991		JP 2682886 B2 JP 4007592 A EP 0454470 A2 US 5206631 A	26-11-1997 10-01-1992 30-10-1991 27-04-1993
US 5081400	A	14-01-1992		US 4866349 A CA 1306815 C DE 3752035 D1 DE 3752035 T2 DE 3788766 D1 DE 3788766 T2 EP 0261584 A2 EP 0548051 A2 JP 2801907 B2 JP 9325732 A JP 2866073 B2 JP 9325733 A JP 2866074 B2 JP 9325734 A JP 2801908 B2 JP 10011019 A JP 7109542 B JP 63101897 A JP 3117680 B2 JP 11242458 A	12-09-1989 25-08-1992 24-04-1997 16-10-1997 24-02-1994 19-05-1994 30-03-1988 23-06-1993 21-09-1998 16-12-1997 08-03-1999 16-12-1997 08-03-1999 16-12-1997 21-09-1998 16-01-1998 22-11-1995 06-05-1988 18-12-2000 07-09-1999